## This Page Is Inserted by IFW Operations and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.


Defects in the images may include (but are not limited to):


- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS


## IMAGES ARE BEST AVAILABLE COPY.


As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

















































Fig. 6C Fior Art Prior Art Fig. 7A Nwell Psub  $\mathcal{F}_{j}$ 











## Fig. 8A









Fig. 8B




































































Fig 14A




Fig. 14B




Fig. 14 C

Fig. IHE







Fig 140






下, 14下










500 Psyl N W.S Fox

Fig. 14I.


Fig. 143









F: 9. 14.KM





F: 9. 15A



Fig, 15B




Fig. 15C





Fig. 15







Fig. 16'8









Fig. 16D




PW12 NW12 77 SWY


Fig. 16F








 $\geq$ 
































F19. 18A








Fig. 18B




F19 18C









228











Fig. 20B

70h


350 First Pad Oxide Layer 5V NM08 302


5VPM0S 301



90% -404 Psubstrate 350 Locos - Witrine Mask and Etch 5V PNP 306 High Fr Layout 5V NPN 305 704

F19. 22B





HOH!

Symmetrical 12 V CMOS

12V PM0S 309

12V NM0S 310

Psubstrate 350 LOCOS - Nitride Mask and Etch Fig. 22 E

**)**,

5V PMOS 301

51 NMOS 302

LOGOS - Field Osidation Fig. 23A

352

(M)

255

352

hoh

407

404

High Fr Layout

SV NON 305

30E AND 15

Psubstrate 350

2000s- Field Oxidation

F19.23B

355 Psubstrate 350 SVPNP Conventional Layout LOCOS - Field Oxidation 404 NON 15 hoh 355

Fig 23C

352 350 308 Lateral Trench DMOS substrate HON - 352 352 HOH

LOCOS - Field Cridation

Fig. 23D

ale sown 121 Symmetrical 12V CMOS 404 substrate 352 12 r PMOS 309 404

Locos - Field Oxidation Fig. 23 E

352 Psubstrafe 350 408 Second and Oxide Layer Fig. 24A 408 352

5V PM0S 301

01 5V NMOS 302


Substrate 350 308 AND 15 80 h High Fr Layout 80h SV NPN 305 352 355

Second Pad Oxide Layer

F19. 248

Substrate 350 80h Second Rad Oxide Layer Conventional Layout F19. 24C . 7 804 5V NPN 355

30V Lateral Trench DMOS 308




Second Pad Oxide Layer

12V PMOS 309 12V CMOS 710


Psubstrate 350 .408 352 804

Second Pad Oxide layer




Trench Hard Mask

30V Lateral Trench DMOS 308




Sacrificial Oxide

30 V Lateral Trench DMOS 308



Trench Gate Oxide


30 V Lateral Trench DMOS 308




Polysilicon - First Layer

٠,٠


30V Lateral Trench DMOS 308



30V Lateral Trench DMOS 308




- 30 V Lateral Trench DMOS 308




Second Polysilien Etchback - First Layer Fig. 310


30V Lateral Trench DMOS 308





308 30V Lateral Trench DMOS





30 V Lateral Trench DMOS 308



















N Drist Implant - First Staye

F19, 360


30 V Lateral Trench DMOS 308





N Drist Implant - Second Stage Fig. 37 D



١.









5V N Well Implant - First Stage


F12 408





30V Lateral Trench DMUS 308




SV NWell Implant - First Stage













30V Lateral Trench DMOS 308




5V NWell Implant - Second Staye Fig. 41D












30V Lateral Trench DMOS 308





5V N Well Implant - Third Stage






12V P Well Implant - First Staye Fig. 43B







P Substrate 350 5V PNP 306 86 13 340 B High Fr Layout 438 5V NPN 305 390 A 438

12V P Well Implant - Second Stage Frg. 44 B



: j }: Symmetricas





5V PM0S 301


8 substrate 350 5V PNP 306 386 B 390 8 246 High FT Layout 120 5V NPN 305 340 A 3720

5V P Well Implant - First Stage

Conventional Layout


5V NPN


5V PNP




5V P Well Implant - First Stage

0/2 SOWN 12/ Symmetrical IZV CMOS 12V PMOS 309 12V





High Fr Layout



5VP Well Implant - Second Stage

5V PNP 306 390 B 386 B Conventional Layout 140 5V NPN 305 466 390 A 3780

5V P Well Implant - Socond Staye


Psubstrate 350

372F 12V NMOS 310 3900 £ 985 140 Symmetrical IZV CMOS 372F; 12V PM0S 309 380B 740

Second Stage 5V P Well Implant -

Psubstrate 350


30V Lateral Trench DMOS 308




Ç

5V PM0S 301

5V NM0S 302




12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V




First Planar Gate Oxide

5V PMOS 301


5V NM0S 302



/2V NM0S 3/0 Symmetrical 12V CMOS 12V PM0S 309



Threshold Adjust Implant - First Stage




Threshold Adjust Implant - Second Stage First Planar Gate Oxide Removal F19.50 A

12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V NM

372F P substrate 350 390C 386D 380B 844


Threshold Adjust Implant - Second Staye

5V NM0S 302 5V PM0S 301



Second Planar Gate Oxide

12V NM0S 310 Symmetrical 12V CMOS 12V PMOS 309 12V



Second Planar Sate Oxide

F19.51E

P substrate 350 3906 372A Jolysellien -354A 424


5V PM0S 30/

51 NM0S 302

.


*f*, *i* 

301 Lateral Trench DMOS 308



Solysilicon - Third Layer


Symmetrica / 12V CMOS 12VPMOS 309 12V NMOS 310




Polysilicon - Third Layer


5V NM0S 302

51 PM0S 301





30V Lateral Trench DMOS 308







Planar Gate Formation Fig 53E








N-Base Mask and Implant Fig. 54C




30V Lateral Trench DMB 308

N-Base Mask and Implant Fig. 54D




W-Base Mack and Implant Fig 54 E

30V Lateral Trench DMOS 308



P Body Mask and Implant - First Stage Fig. 55 D

30V Lateral Trench DMOS 308




Pbody Mask and Implant - Second Stage


3726 Psubstrate 350 12V NIMOS 310 358F 390C 3867 762 Symmetrical 12V cMos 12V PMOS 309 372F! 3630 358E 380B 3830 462

124 PLDD Implant

0/E SOMN 12/ Symmetrical 12V CMOS 12V PMOS 309



12V N-LDD Implant Fig 58 E



5V PNP 306 P substrate 350 394 3908 3868 766 High F Layout 5V NPN 305 466 390A 3720 3626

5V P-LOD Implant

466 Psubstrate 350 SV PNP 344 3908 3868 5V P-LOD Implant 99/1 SV NPN 390A 3720 994

Conventional Layout

P substrate 350 30V Lateral Trench DMOS 308 466 395A 3911 393A 395A 29/7


5V F-100 Implant

F19.59


5V NM0S 302

51 PM0S 301

P substrate 350 468 376B 340 € 376A 372A 358B SV N-LDD Implant 354A 358A 894



5V N-LOD Implant Fig 60B



5V N-LOD Implant

30V Lateral Trench DMOS 308






Fig. 60D



30V Lateral Trench DMOS 308




Side Wall Spacers Fig. 610

12× NMOS 310 Symmetrical 12V CMPS 12V PMOS 309

372F 358F 474 390C 288 0 1322E. 358E 474 380B


Sidewall Spacers

( Substrate 350




P substrate 350 364F 3646 5V PNP 306 344 390 B 386B 476 High Fy Layout P+ Implant Flg. 62B 5V NPN 305 91H 364E 390A 3726


P substrate 350 394 5 PNP 3808 3868 Conventional Layout Pt Implant Fig. 62C 9LH 5V NPN 390A 3726 <u>92h</u>



30V Lateral Trench DMG 308

Pt Implant Fig. 620






High Fr Layout

5V NPN 305

5V PNP 306




N+ Implant Fig. 638

8418 SV PNP P substrate 350 398 3908 386B Conventional Layout Nt Implant Fig. 63C 5V NPN 390A 3726 478


478 P substrate 350 30V Lateral Trench DMOS 308 3785 3781 3914 3785 393A (379I 395A' 847


Nt Implant Fig 630


12V NM0S 3/0 Symmetrica (12V CMOS 12V PMOS 309 12



N+ Implant Fig 63 E











P substrate 350 30V Lateral Trench DMOS 308 480 787 3918 393A 3854 78/ 480


Interlayer Dieloctric Deposition and F19. 640













N-pluy Mask and Implant



5V NM0S 302

5V PM0S 301



P. pluy Implant


High F Layout

180 5V PNP 306 P substrate 350 394 3908 386B SU NPN 305 480 390A 3720 480


P-plug Implant

Conventional Layout

SV PNP



30VLatera ( Trench DMOS 308




P-pluy Implant Frg 66D


Symmetrical 12V cmos 12V PMOS 309 12V NMOS 310

721E P substrate 350 390C 386D 326 180 380 B


P-plug Implant Fig GGE



High F Layout




Metal Layer Fig. 67B




Metal Layer F19.67C

30V Lateral Trench DMOS 308



Metal Layer



Metal Layer

Fig. 17V




Fig. 17W





Fig. 17×

Fig. 174






Fig. 172





Fig. 17 AA



733e
733e
733e
733e
733b
733c
733b
733c
733a
732a
730a

Fig. 17cc

